A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance | IEEE Conference Publication | IEEE Xplore