By Topic

A 2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kan, T.K.K. ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China ; Luong, H.C.

A 2-V ring-type voltage-controlled oscillator with a 643 MHz center frequency and an 89-% frequency-tuning range is designed with a constant 15-mA current consumption. A prototype achieves a measured phase noise of -108.2 dBc/Hz at 600-KHz offset and a measured differential output amplitude of 1.85 V. Both the phase noise and the output amplitude are relatively constant throughout the frequency range. A 2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer is also designed with the ring VCO embedded in the low-frequency loop. With an active chip area of 2000/spl times/1000 /spl mu/m/sup 2/, the synthesizer chip consumes 95 mW and has a measured phase noise of -112 dBc/Hz at 600-kHz offset from a 1.87-GHz center frequency.

Published in:

VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on

Date of Conference:

15-17 June 2000