By Topic

Impact of technology scaling on CMOS RF devices and circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
E. Abou-Allam ; Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada ; T. Manku ; M. Ting ; M. S. Obrecht

In this paper, the RF/microwave performance of CMOS technology is examined as a function of the gate length. The following CMOS technologies are characterized and compared: 0.18 μm, 0.25 μm, 0.35 μm, 0.5 μm and 0.8 μm. The unity current gain frequency scales as one over the effective gate length. The minimum noise figure is less than 1.5 dB at 2.0 GHz for gate lengths less than 0.5 μm for both nMOS and pMOS transistors. The total device width required for conjugate noise matching is 400 μm and 50 μm for the 0.8 μm and 0.18 μm gate length, respectively. The current required for a 1.9 GHz cascode LNA is 15 mA and 2.7 mA for the 0.5 μm and 0.18 μm CMOS processes, respectively. This reduction in current is due to the fact that gm/Ids for a 0.18 μm process is 25 V-1 whereas it is equal to 5 V-1 for a 0.5 μm process. The advantage of using pMOS transistors is illustrated in a 1 volt RF front-end receiver

Published in:

Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000

Date of Conference:

2000