By Topic

A 10-bit, 3 V, 100 MS/s pipelined ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Nairn, D.G. ; HSC, Analog Devices, Greensboro, NC, USA

The design of a low-power 10-bit, 100 MS/s ADC is presented. The ADC is based on a pipelined architecture in which the number of bits converted per stage and the stage sizes were optimized to simultaneously achieve the desired linearity while minimizing the total power. When operated at 100 MS/s with a 3 V supply the ADC core dissipates 105 mW. The ADC was fabricated in a 0.35 μm double poly CMOS process

Published in:

Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000

Date of Conference: