Referenced Items are not available for this document.
This paper describes a high-speed serial port design approach which uses standard ASIC libraries, tools and design methodologies. Leveraging existing backend ASIC tools and technology enabled us to place, route, and verify serial links running up to 622 Mb/s. Our approach has been implemented on multiple chips and validated with a detailed comparison of Spice to static timing analysis
Published in:
Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000
Date of Conference: 2000
- Page(s):
- 227 - 230
- Meeting Date :
- 21 May 2000-24 May 2000
- Print ISBN:
- 0-7803-5809-0
- INSPEC Accession Number:
- 6715364
- Conference Location :
- Orlando, FL
- Digital Object Identifier :
- 10.1109/CICC.2000.852654
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
