By Topic

The use of field programmable gate arrays in high performance radar signal processing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Stapleton, R. ; NSWCDD, Dahlgren, VA, USA ; Merranko, K. ; Parris, C. ; Alter, J.

Many new radar systems have processing requirements that exceed the capabilities of conventional embedded digital signal processing hardware and software. Certain processing functions, such as digital beamforming, are particularly demanding and were historically only feasible in custom designs built with custom application specific integrated circuits. Advances in the speed and size of field programmable gate arrays (FPGA) have allowed many high end signal processing applications to be solved in commercially available hardware. This paper provides an overview of the process of designing signal processing functions in FPGA, and highlights the design of several signal processing functions that have been prototyped using some common tools

Published in:

Radar Conference, 2000. The Record of the IEEE 2000 International

Date of Conference: