By Topic

Design and operation of a fully integrated BiC/DMOS head-actuator PIC for computer hard-disk drives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
R. K. Williams ; Siliconix Inc., Santa Clara, CA, USA ; A. Chang ; M. E. Cornell ; B. Concklin

A fully integrated head-actuator power integrated circuit (PIC) for computer hard-disk drives is described including a 1-A, 10-W CMOS H-bridge class-B amplifier. Operation of the complementary MOS-transistor power output stage includes a small-signal on-track mode and a five-interval high-speed large-signal seek mode. Analysis of a seek event reveals that maximum power dissipation occurs during the acceleration and deceleration intervals. Inductive flyback during break-before-make operation is clamped by integral multicollector bipolar transistors as confirmed by measurements and PISCES simulations. The mechanisms, occurrence, and device design considerations of the output transistor's flyback current partitioning into type A (source) and type B (Nwell) collector and base (body) current components are analyzed. The concept and implementation of a synchronous clamp are introduced. Finally, performance and parasitic suppression considerations of an advanced self-isolated BiC/DMOS process and device arsenal are discussed

Published in:

IEEE Transactions on Electron Devices  (Volume:38 ,  Issue: 7 )