By Topic

Defect-tolerant hierarchical sorting networks for wafer-scale integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sy-Yen Kuo ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Sheng-Chiech Liang

A novel hierarchical defect-tolerant sorting network that meets application requirements and area-time complexity constraints is presented. It is very regular in structure and hence easier to reconfigure than any existing sorting network with the same time complexity. Redundancy is provided at every level of the hierarchy. Hierarchical reconfiguration is implemented by replacing the defective cells with spare cells at the lowest level first, and reconfiguration goes to the next higher level if there is not enough redundancy at the current level. These redundant cells can be used for single error correction at run time. Simulations demonstrate that significant yield improvements over other approaches can be achieved

Published in:

IEEE Journal of Solid-State Circuits  (Volume:26 ,  Issue: 9 )