By Topic

A study on the ternary parallel circuit design with DCG properties based on the matrix equation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gi-Noung Byun ; Dept. of Electron. Eng., Inha Univ., Inchon, South Korea ; Chol-U Lee ; Seung-Yong Park ; Heung-Soo Kim

An efficient algorithm is proposed for ternary parallel circuit design satisfied with the given DCG relation. The proposed algorithm in this paper uses the matrix equation that can be induced from the relation of each node. In contrast to the conventional method, it has merit for circuit design process. From given DCG specification, following the proposed algorithm in this paper we can get the matrix equation easily. And then take the essential terms that satisfied with the DCG properties from the matrix equation. Using these terms, we can design the ternary parallel circuit. Also, we can apply this algorithm to DCG with any natural number's length. This paper shows some design examples so that proves proposed algorithm's generalization, compatibility and verification in ternary parallel circuit design

Published in:

Multiple-Valued Logic, 2000. (ISMVL 2000) Proceedings. 30th IEEE International Symposium on

Date of Conference:

2000