By Topic

Inverse modeling of two-dimensional MOSFET dopant profile via capacitance of the source/drain gated diode

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. Y. T. Chiang ; Dept. of Comput. Sci. & Electr Eng., Queensland Univ., Brisbane, Qld, Australia ; Y. T. Yeow

This paper proposes and demonstrates a new approach to two-dimensional (2-D) dopant profile extraction for MOSFETs by treating the source/drain-to-substrate junction as a gated diode. The small-signal capacitance of the diode measured as a function of gate and source/drain bias is used as the target to be matched in an inverse modeling process. It is shown that this capacitance allows both the substrate dopant profile in the channel region and the source/drain-to-substrate profile parallel to the surface to be evaluated with a single set of measurement data. Experimental results for n-MOSFET's with drawn channel length =1 μm and 0.265 μm are presented. Comparison of other electrical measurement with simulation data based on the extracted profile is also given

Published in:

IEEE Transactions on Electron Devices  (Volume:47 ,  Issue: 7 )