By Topic

A dynamic data prefetching method of improving the memory latency

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jih-Fu Tu ; Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, Taiwan ; Yung-Hsin Wang ; Lung-Hsiung Wang

The authors propose a novel design, called the adaptive data prefetcher, which is composed of two sectors: one is the data pool (DP), and the other is the instruction recognizer (IR). The adaptive data prefetcher can solve the data access latency problem. The instruction recognizer can decide where the needed data of the new instruction comes from. We measure and evaluate our design using SPEC CPU95. The results show that the enhanced processor architecture can be an attractive solution for CPI improvement. Such a design provides improved bus traffic, allowing room for the data prefetching buffer to be used for data prefetching.

Published in:

High Performance Computing in the Asia-Pacific Region, 2000. Proceedings. The Fourth International Conference/Exhibition on  (Volume:1 )

Date of Conference:

14-17 May 2000