By Topic

Bus in a new light

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Aloisio ; Dipartimento di Sci. Fisiche, Naples Univ., Italy ; F. Cevenini ; D. J. Fiore

We describe a parallel optical link based on the Siemens' PAROLI DC chip-set-a 22-bit optical parallel bus. A companion link controller has been designed around Xilinx FPGAs, in order to transmit 32-bit data plus 4-bit flags at 40 MHz with parity check. The FPGA design handles the user payload at 40 MHz and performs segmentation and reassembly at 200 MHz. In this work, emphasis is put on the FPGA interface to the Siemens' chip-set-a design which puts to the proof the FPGA architecture. We also present POLAR (Parallel Optical Link Architecture), a VME board which implements a full duplex parallel optical link using this structure: bus in a new light

Published in:

IEEE Transactions on Nuclear Science  (Volume:47 ,  Issue: 2 )