By Topic

Two-dimensional analytical model for drain induced barrier lowering (DIBL) in short channel MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mutlu, Ayhan A. ; Dept. of Electr. Eng., Santa Clara Univ., CA, USA ; Rahman, M.

An analytical model to elucidate various effects of drain induced barrier lowering in a short channel MOSFET's performance is presented. In particular, the amount of drain bias induced depletion charge under the gate is assessed and an expression for the distribution of this charge along the channel length is developed. Then, based on a simplified two-dimensional solution of Poisson's equation along the channel, the potential barrier lowering between source and channel, and consequently threshold voltage shift is estimated. The results are compared with numerical simulation data for deep submicron NMOS devices. Finally, the dependence of threshold voltage on drain bias for LDD and non-LDD MOSFETs with effective channel lengths down to deep submicron range has been investigated. Due to its simplicity, the developed model is suitable for circuit simulators

Published in:

Southeastcon 2000. Proceedings of the IEEE

Date of Conference: