Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Wiring space and length estimation in two-dimensional arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jun Dong Cho ; Dept. of Electr. & Comput. Eng., Sung Kyun Kwan Univ., Suwon, South Korea

We propose a new global routing area estimation approach for high-performance very large scale integration and multichip modules (MCMs). The objective is to route nets with minimum density of global cells, producing a four-bend routing for each two-terminal net. We propose an approximate upper bound on global cell dH⩽2d 0log(m/(2d0)), in an m×m two-dimensional array, where d0 is the estimated lower-bound density. The total wirelength is (2α+β)4m2d0/3, where α+β=1 and α is the percentage of diagonal combinations and β is the percentage of adjacent combinations of nets. If α⩽β (this assumption holds since a good placement minimizes the longer wires), then the total wirelength is at most 2m2d0. By counting on the adjacent and diagonal combinations separately in the cost function, dR⩽[4d0/3]×log([m/(4d0/3)]). We verified that the bound obtained are realistic in the worst case. A solution to this problem can be used for quick estimation of necessary wiring space (for standard cell array designs) and difficulty of routing (for gate array designs) in the early design planning stage

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:19 ,  Issue: 5 )