Skip to Main Content
This paper presents a unified approach to optimizing SiGe transistors for low noise. An intuitive model relating transistor structural parameters and biases to noise parameters is introduced, and used to identify the noise limiting factors in a given transistor technology. Issues related to the calibration of 2-D device simulation are discussed. SiGe profile design trade-offs for low noise performance are then presented with experimental results.