A general BIST-amenable method of test generation for iterative logic arrays | IEEE Conference Publication | IEEE Xplore