By Topic

Test generation for accurate prediction of analog specifications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Voorakaranam, R. ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Chatterjee, A.

ATPG approaches for analog circuits in the past have targeted the testing of catastrophic and parametric faults. It has been shown recently that analog circuit specifications can be predicted from the transient response of the circuit under test. In this paper, we present a new ATPG algorithm for synthesizing a test stimulus that enables accurate prediction of circuit specifications from its response to the test stimulus. Use of simple linear models for ATPG and more complex nonlinear models for specification prediction results in a test generation procedure that is both accurate and simulation efficient. Due to the incorporation of measurement noise during test optimization, robust specification prediction is possible

Published in:

VLSI Test Symposium, 2000. Proceedings. 18th IEEE

Date of Conference: