By Topic

Reorganizing circuits to aid testability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A method of partitioning a circuit canonically into disjoint subcircuits and to group similarly connected storage elements is described. The method is being used in a program called Crete (for Clouding, hierarchical Reorganization, Equivalence determination, Test-methodology embedding, and Editing). Crete partitions and reorganizes the hierarchical description of a circuit so that the designer can apply design-for-testability or built-in self-test techniques to the new hierarchy. The partitioning preserves the designer's circuit hierarchy as much as possible to allow the easy identification of equivalence among partitioned groups. The method reduces the time needed for both test generation and test application in designs that use full scan, partial scan, and built-in self-test techniques. Results for a Viterbi decoder validate the concepts underlying Crete.<>

Published in:

Design & Test of Computers, IEEE  (Volume:8 ,  Issue: 3 )