Cart (Loading....) | Create Account
Close category search window

Maximization of power dissipation in large CMOS circuits considering spurious transitions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wang, C.-Y. ; Synopsys, Mountain View, CA, USA ; Roy, K.

With the high demand for reliability and performance, accurate estimation of maximum power dissipation in CMOS circuits is essential to determine the IR drop on supply lines and to optimize the power and ground routing. Unfortunately, the problem of determining the input patterns to induce maximum current and, hence, the maximum power, is NP complete. Even for circuits with small number of primary inputs (PIs), it is CPU time intensive to conduct exhaustive search in the input vector space. In this paper we present an automatic test generation (ATG)-based technique to efficiently generate tight lower bounds of the maximum power for large CMOS circuits under nonzero gate delays. Power dissipation due to spurious transitions has been considered by incorporating static timing analysis into the estimation process. Experiments were performed on ISCAS and MCNC benchmarks. Results show that the ATG-based technique is superior to the traditional simulation-based technique in both speed and performance. On average, for sequential circuits having over 10000 gates (ISCAS-89 benchmarks), the ATG-based approach executes 261 times faster, and generates a lower bound which is 1.8 times better compared to simulation based approaches

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:47 ,  Issue: 4 )

Date of Publication:

Apr 2000

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.