Cart (Loading....) | Create Account
Close category search window
 

A 330 MHz low-jitter and fast-locking direct skew compensation DLL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Joo-Ho Lee ; Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea ; Seon-Ho Han ; Hoi-Jun Yoo

Modern high-speed systems operate at more than hundreds of MHz clock frequency using clock skew compensation techniques and source synchronization. In these high-speed systems, the jitter and phase difference of the DLL or PLL are critical in determining system operating frequency. The phase-locked loop (PLL) and delay-locked loop (DLL) are widely used to eliminate the clock skew in synchronous DRAM, Rambus DRAM, serial-link and high-speed interface applications. However, it is difficult to obtain both low jitter and adequate lock-on time using conventional DLL and PLL architectures because the analog DLL and PLL can generate a low-jitter clock signal with a narrow loop bandwidth at the expense of long lock-on time. The DLL and PLL still have non-negligible phase difference between reference and internal clocks. The phase difference comes from the mismatch between the charge and discharge current caused by V/sub DS/ difference in Charge Pump (CP) when the loop is locked. As an alternative, many open loop delay-line clock synchronization circuits such as SMD and RDL are used for SDRAM application because of lock-on in only 2 clock cycles. However, their phase difference (maximum phase difference=unit delay of delay line) is relatively large compared to that of the PLL or DLL.

Published in:

Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International

Date of Conference:

9-9 Feb. 2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.