By Topic

A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Fujimori, I. ; AKM Semicond., San Diego, CA, USA ; Longo, L. ; Hairapetian, A. ; Seiyama, K.
more authors

This 16b, 2.5 MHz output rate ADC is intended for xDSL and high-speed instrumentation applications. A fourth-order cascaded /spl Delta//spl Sigma/ modulator (/spl Delta//spl Sigma/M) operating at 20 MHz employs multibit quantization and dynamic element matching (DEM) to make all quantization noise contributions negligible at an oversampling ratio (OSR) of eight. The ADC achieves 90 dB signal-to-noise ratio (SNR) in a 1.25 MHz bandwidth, and 102 dB spurious free dynamic range (SFDR) with 270 mW dissipation.

Published in:

Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International

Date of Conference:

9-9 Feb. 2000