By Topic

Palladium as a lead finish for surface mount integrated circuit packages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Abbott, D.C. ; Texas Instrum. Inc., Attleboro, MA, USA ; Brook, R.M. ; McLelland, N. ; Wiley, J.S.

The authors discuss the use of a thin, preplated palladium lead finish as an alternative to solder. Tests and experiments designed to examine several key properties and behaviors of Pd as related to this application were performed. These tests included: wetting characteristics, solder joint metallurgy, wire bonding, interaction with molding compounds, and electrochemical characteristics. Following initial feasibility studies, an extensive set of reliability and performance tests were run on a wide range of packaged integrated circuits. These included: operating life, temperature/humidity, thermal cycle/shock, lead finish performance and visual/mechanical tests

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:14 ,  Issue: 3 )