By Topic

Internet-based virtual manufacturing: a verification tool for IC designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kurmicz, W. ; Inst. of Microelectron. & Optoelectron., Warsaw Univ. of Technol.

This work is the first step toward the Internet-based “virtual manufacturing”. The problem of statistical design of IC cells, with special emphasis on analog IC design and device mismatch is addressed. A statistical CMOS process/device simulator accessible via user friendly Web interface has been developed. The process is simulated in a statistical (Monte Carlo-type) loop with all kinds of variations, inter-die and intra-die, random and deterministic, taken into account. The input data includes device channel dimensions, orientations and positions on the chip. A statistical sample of chips is simulated. The outputs include SPICE model files with individual models for all simulated devices and a statistical file. A statistical post processor provides statistics of model parameters including correlations and mismatch. These data can be used for verification of manufacturability and optimization of IC designs. The user does not need to know the processing details and has no access to confidential manufacturing-related information

Published in:

Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on

Date of Conference: