By Topic

FPGA to ASIC conversion design methodology with the support for fast retargetting to different CMOS implementation technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Markovic ; Mihajlo Pupin Inst., Belgrade, Yugoslavia ; V. Mujkovic

This paper discuss the conversion methodology that allows a user of Xilinx FPGA technology to automatically convert a XNF based design in ASIC ready for fabrication. The conversion methodology is based on the developed software package f2a and Alliance tool set as a back-end tool. The f2a package can accept XNF netlist that is mapped (converted) to structural VHDL description. The main features of the software package are described as well as data structure. The conversion methodology is described in details and applied solutions to overcome differences between FPGA technology and target VHDL library are presented

Published in:

Microelectronics, 2000. Proceedings. 2000 22nd International Conference on  (Volume:2 )

Date of Conference: