Skip to Main Content
This paper presents a design of multiplier for the multiplication of two 8-bit two-complement numbers. The multiplier applies the self-timed asynchronous methodology such that the multiplier can be assumed to operate on average case delay. Also, modified Booth's algorithm is used to reduce the number of partial products generated. As a result, the speed of the multiplier can be improved.
Date of Conference: 9-9 June 2000