By Topic

Design of digital neural cell scheduler for intelligent IB-ATM switch

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Lee, J.-K. ; Dept. of Inf. & Commun. Eng., Dongshin Univ., Chonnam, South Korea ; Lee, S.-M. ; Lee, M.M.-O. ; Lee, D.-W.
more authors

We present the architecture of the ATM banyan switch composed of pattern process and high-speed digital neural cell scheduler. An input buffer type ATM switch with a window-based contention algorithm is proposed, modeling in VHDL for high-speed cell scheduler of ATM switching. A digital Hopfield neural cell scheduler which has the ability of real-time processing is used to solve loss of throughput due to head-of-line (HOL) and internal blocking when FIFO queueing is employed at the Banyan network. In this scheduler, it is found we can minimize the delay for scheduling and select nonblocking cells leading to high performance. Our proposed ATM switch is modeled in VHDL, synthesized, implemented into an FPGA chip set and fabricated using 0.6 /spl mu/m CMOS technology.

Published in:

Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific

Date of Conference:

9-9 June 2000