By Topic

Low power design of signal processing systems using characterization of silicon IP cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Keane, G. ; Sch. of Electr. & Electron. Eng., Queen''s Univ., Belfast, UK ; Spanier, J.R. ; Woods, R.

Systems will rely increasingly on the effective and efficient use of pre-designed intellectual property (IP) cores. Power consumption, unlike speed and area, is much more difficult to predict at a higher level due to its reliance an the circuit level layout. This paper presents a characterization of multiplier blocks for an IP design flow. The paper shows how the blocks vary with respect to operating speed, wordlength and target application. It is shown using the design of a two dimensional discrete cosine transform (DCT), how IP component selection effects circuit power consumption.

Published in:

Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conference on  (Volume:1 )

Date of Conference:

24-27 Oct. 1999