Cart (Loading....) | Create Account
Close category search window
 

A novel RNS-based SIMD RISC processor for digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ramirez, J. ; Dept. de Electron. y Tecnologia de Computadores, Granada Univ., Spain ; Garcia, A. ; Parrilla, L. ; Fernandez, P.G.
more authors

The architectural design and field-programmable logic (FPL) implementation of a digital signal processor (DSP) based on the residue number system (RNS) is presented. This processor makes use of the intrinsic parallelism of RNS for high speed digital signal processing. It consists of a certain number of RNS channels that perform data processing in parallel without any dependency between them. In this way, efficiency is achieved by the reduction in channel word-length. The processor has been modelled at the structural level using VHDL and implemented in Altera FLEX10K devices. Comparison with commercial DSPs for several applications reveals an improvement of up to 133%.

Published in:

Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conference on  (Volume:2 )

Date of Conference:

24-27 Oct. 1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.