By Topic

Rapid prototyping for a high data rate wireless local loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rupp, M. ; Bell Lab., Lucent Technol., Holmdel, NJ, USA ; Beck, E. ; Krishnamoorthy, R.

The development of a prototype for a fixed wireless loop system is reported. The TDMA based communication system allows flexible modulation schemes between QPSK and 64QAM in order to allow for dynamic bandwidth allocation. It is estimated that the overall complexity of the prototype is of the order of 10-100GOps. Since such a large complexity cannot be provided by existing DSPs, our prototype consists of a fast DSP, accompanied by several Altera Flex10K FPGAs. Complexity intensive algorithms are first evaluated on the DSP then moved onto the FPGAs in order to lower the load on the DSP. Such a structure allows very flexible reprogramming in C of initial algorithmic ideas and can be used to compare the performance as well as validate the implemented algorithms.

Published in:

Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conference on  (Volume:2 )

Date of Conference:

24-27 Oct. 1999