Close category search window
 

Anisotype, enhancement-mode, heterojunction gate field-effect transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lin, C.L. ; Dept. of Electr. & Comput. Eng., California Univ., San Diego, CA, USA ; Wieder, H.H. ; Zuleeg, R.

Anisotype, p+-GaAs/n-In0.15Ga0.85As heterojunction field-effect transistors, grown by molecular beam epitaxy and fabricated by a self-aligned process, have been investigated for digital logic applications. Peak transconductance of 411 mS/mm and a K-value of 292 mA/V2/mm were obtained for an enhancement-mode device with gate length of 1 mu m. Preliminary analysis of a nonisolated device leads to a cut off frequency of 17.5 GHz.

Published in:
Electronics Letters  (Volume:26 ,  Issue: 13 )

Date of Publication: 21 June 1990

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.