By Topic

Digital redesign of continuous time controller by multirate sampling and high order holds

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yuping Gu ; Dept. of Mech. Eng., California Univ., Berkeley, CA, USA ; Tomizuka, M. ; Tornero, Josep

This paper presents the digital redesign of continuous time controller when the measurement sampling period is relatively large and standard discretization methods are most likely not able to provide a suitable digital controller from either stability or performance point of view. An analysis tool is provided to improve the performance of digital control systems by the following two measures: 1) update the controller output N times faster than the measurement sampling frequency; and 2) utilize past sampled outputs to predict the evolution of the output error between two consecutive sampling instances. The analysis tool is developed by regarding the overall system as a multirate sampled data system. An illustrative example is given to show the utilization of the developed analysis tool

Published in:

Decision and Control, 1999. Proceedings of the 38th IEEE Conference on  (Volume:4 )

Date of Conference: