Referenced Items are not available for this document.
This paper presents the architecture and implementation of a highly versatile beamforming ASIC (VBASIC) for application in broad-band fixed wireless access systems. The architecture accommodates a large number of user-programmable parameters, which broaden the chip's application base to a variety of present and future systems for fixed wireless access. These features include: (a) a novel structure for variable-rate interpolation that allows operation at any user specified symbol rate from 625 kBaud to 10 MBaud; (b) operation in both the transmit and receive modes; (c) support for arrays consisting of up to 64 elements; (d) a unique shaping filter structure with programmable canonic signed digit coefficients; (e) complete reconfiguration of all parameters on a per-time-slot basis; and f) digital intermediate-frequency interface. The resulting layout measures 7.1 mm on each side in the 0.6-/spl mu/m HPCMOS14 process and consists of a total of 787 987 transistors.
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:35
,
Issue:
3
)
Date of Publication: March 2000
- Page(s):
- 391 - 400
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 6562412
- Digital Object Identifier :
- 10.1109/4.826822
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- March 2000
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
