By Topic

Verificatiom of synchronous realizability of interfaces from timing diagram specifications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
El-Aboudi, A. ; Dept. IRO, Montreal Univ., Que., Canada ; Aboulhamid, E.-M. ; Cerny, E.

We define the realizability of synchronous interface controllers where the specification of the communication is based on timing diagrams. A feasible maximum clock period is computed such that all timing constraints are satisfied. Our algorithm for finding the clock period is based on checking a property of the timing diagram that we call local consistency

Published in:

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on

Date of Conference: