By Topic

Cache coherence protocol verification of a multiprocessor system with shared memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Azizi, M. ; LASSO-DIRO, Montreal Univ., Que., Canada ; Ait Mohamed, O. ; Xiaoyu Song

In this paper, we present the verification of a multiprocessor system with shared memory, using VIS tool. This system consists of three processors; each one has its cache and all share the main memory and the bus. Its RTL-level design is described in Verilog-HDL and the properties to be verified, in CTL. Also, we establish the effect of data width upon the reachability analysis. As results, safety and liveness properties are fulfilled by the system design, and a fast increase of reachable state number and BDD (Binary Decision Diagram) size is observed when the data width or the processor number are growing. By using MDG tool, we plan to resolve the negative effect of cache size increase

Published in:

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on

Date of Conference: