Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Noise-tolerance analysis for high speed CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Graziano, M. ; Dipt. di Elettronica, Politecnico di Torino, Italy ; Masera, G. ; Piccinini, G. ; Roch, M.R.
more authors

The noise tolerance of new submicron logic families is becoming more and more important for the reliability of high speed architectures. A method for the evaluation of noise robustness must be defined to compare different topologies and help designers in the library cells optimization, The paper describes a methodology for the analysis of self induced noise tolerance based on the statistical simulation of noise sources. This method can be usefully applied in the study of parasitics due to interconnections crosstalk in digital design and to the substrate-coupling in ICs

Published in:

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on

Date of Conference: