By Topic

FPGA implementation using Renoir tools: application for bit timing logic (BTL) synthesis of controller area network with 100% free error

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Abouda, K. ; Lab. d''Etude de l''Integration des Composants et Syst. Electron., Bordeaux I Univ., Talence, France ; Ducaud, J. ; Henry, H. ; Aucouturier, J.L.

Logic synthesis using VHDL simplifies considerably logic circuit design. However, when the application requires a few thousand lines of VHDL code, it is very beneficial to use graphic software that can produce the VHDL code. But, it is always necessary to master the VHDL language. In this paper we have studied VHDL generated with three basic processes of the Renoir state machine. An application for designing, synthesizing and implementing a bit timing logic of an ISO normalized controller area network (CAN) is given. It has been tested with 100% free error

Published in:

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on

Date of Conference: