By Topic

Two management approaches of the split data cache in multiprocessor systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Sahuquilli ; Dept. de Inf. de Sistemas y Comput., Univ. Politecnica de Valencia, Spain ; A. Pont

As processor speed continues, the gap between the processor cycle and the memory subsystem cycle is expected to grow. One solution to this growing problem is to maximize the first level (LI) cache hit ratio, therefore the mean memory access time call decrease. Several studies have been made in order to manage more efficiently the LI data cache, both in uniprocessor and in multiprocessor systems. These studies seek two main objectives, to increase the LI hit ratio and to reduce the chip area occupied by these caches. In this work we present two new different approaches for increasing the LI hit ratio in multiprocessor systems and we compare with a conventional organization. Performance evaluation and hardware cost of these organizations are also calculated and compared with the cost incurred by the most common organization used

Published in:

Parallel and Distributed Processing, 2000. Proceedings. 8th Euromicro Workshop on

Date of Conference:

2000