By Topic

A multithreaded architecture approach to parallel DSPs for high performance image processing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. P. Wittenburg ; Hannover Univ., Germany ; P. Pirsch ; G. Meyer

Starting from an evaluation of recent and future image processing algorithm's properties, this paper proposes a new class of parallel DSP architectures adapting the concept of simultaneous multithreading (SMT) to signal processing applications. This concept allows to enable parallelization resources on thread level, which are unused by most recent media-professors and video-DSPs. A customizable simulator to explore the architecture's parameters dependent on algorithmic properties and implementation constraints is presented. Coarse estimations for the realization costs in terms of silicon area are derived. First simulated performance figures for selected image processing algorithms show that SMT architectures are suitable to increase the processor's overall utilization and can achieve a speed-up beyond the limits of VLIW and superscalar architectures

Published in:

Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on

Date of Conference: