By Topic

A design of 2-D DCT/IDCT for real-time video applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ig-Kyun Kim ; Micro-Electron. Tech. Lab., ETRI, Taejeon, South Korea ; Jin-Jong Cha ; Han-Jin Cho

In this paper, we present the implementation of the 2-D DCT/IDCT that is capable of processing an 8×8 pixel block and satisfies the accuracy specification of ITU-T. This circuit was designed for real-time processing of 33 MHz sample rate video data. It uses row-column decomposition to implement a two dimensional transform. Distributed arithmetic combined with bit-serial and bit-parallel structures is used to implement the required vector inner product concurrently. The resultant circuit only uses memory and shift registers, and adders. No multipliers are required. The circuit has been laid out using a 0.5 μm CMOS technology, and contains 10000 gates approximately and 64×16 bit memory

Published in:

VLSI and CAD, 1999. ICVC '99. 6th International Conference on

Date of Conference:

1999