Skip to Main Content
A data transmission/reception circuit based on parallel FIFO storage structure is introduced. It is used as a video data testing source for an HDTV encoder or used for encoded data test and analysis. It is designed for being inserted in a PC's AT bus. Under the control of a PC, it can transmit or receive data at very high speed. Its function, structure, characteristics and limits are explained, especially some design methods and design thoughts for increasing speed and storage scale as well as decreasing cost. The test results are also given.