By Topic

Multiple bus network with overlapping connectivity

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
B. Wilkinson ; North Carolina Univ., Charlotte, NC, USA

A multiple bus multiprocessor network with overlapping connectivity is presented. An overlapping connectivity network allows each processor to directly reach a group of memory modules. The groups of memory modules of adjacent processors overlap. Using simulation, it is demonstrated that the bandwidth of the overlapping connectivity multiple bus network significantly exceeds that of a conventional multiple bus network when the memory modules requested are close.

Published in:

IEE Proceedings E - Computers and Digital Techniques  (Volume:138 ,  Issue: 4 )