By Topic

Extending parallelism to memory hierarchies in massively parallel systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Al-Saqabi, K.H. ; Dept. of Electr. & Comput. Eng., Kuwait Univ., Kuwait ; Davis, E.W.

The paper introduces the generalized hierarchical massively parallel system (MPS) and extends data transfer parallelism to all members of the memory hierarchy. Methods are presented for connecting multiple parallel disks and parallel memory modules to the generalized hierarchical MPS. Full utilisation of data transfer bandwidth between disks and processing elements is facilitated by structuring and corner turning the incoming data before storing it on parallel disks. One major application of MPSs is image processing. The methods presented perform well on image data. The total system is generalized by introducing architectural parameters. Varying these parameters allows the system to be represented as various forms of SIMD architecture. A new SIMD massively parallel system, BLITZEN, is used as an example to illustrate some of the concepts presented.

Published in:

Computers and Digital Techniques, IEE Proceedings E  (Volume:138 ,  Issue: 4 )