By Topic

A hardware learning scheme for feedforward neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Myung-Ryul Choi ; EECS, Hanyang Univ., Ansan, South Korea

A hardware learning scheme is proposed for implementation of FNN's (feedforward neural networks) with on-chip learning. The proposed learning scheme is quite different from the conventional hardware implementation but quite similar to the conventional software approach. The proposed learning scheme is implemented by inserting switching circuits between multi-layered feedforward circuitry and learning circuitry. The feedforward circuitry is implemented using nonlinear synapse circuits. And the learning circuitry is implemented by employing MEBP (Modified Error Back-Propagation) learning rule. The proposed scheme has been implemented using conventional CMOS technology and its operation has been verified using HSPICE circuit simulator The proposed learning scheme is very suitable for the future implementation of the large-scale neural networks with learning

Published in:

TENCON 99. Proceedings of the IEEE Region 10 Conference  (Volume:2 )

Date of Conference:

Dec 1999