By Topic

A 3.3 V CMOS PLL with a two-stage self-feedback ring oscillator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yeon Kug Moon ; Dept. of Electron. Eng., Inha Univ., Inchon, South Korea ; Kwang Sub Yoon

A 3.3 V PLL (phase locked loop) is designed for a high frequency, low voltage, and low power applications. This paper proposes a new PLL architecture to improve voltage-to-frequency linearity of VCO (Voltage controlled oscillator) with new delay cell. The proposed VCO operates at a wide frequency range of 30 MHz-1 GHz with a good linearity. The DC-DC voltage up/down converter is newly, designed to regulate the control voltage of the two-stage VCO. The designed PLL architecture is implemented on a 0.6 μm n-well CMOS process. The simulation results show a locking time of 2.6 μsec at 1 GHz, lock in range of 100 MHz-1 GHz, and a power dissipation of 112 mW

Published in:

TENCON 99. Proceedings of the IEEE Region 10 Conference  (Volume:1 )

Date of Conference:

1999