By Topic

FIR filter design and implementation on reconfigurable computing technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dawood, A. ; Sch. for Electr. & Electron. Syst. Eng., Queensland Univ. of Technol., Brisbane, Qld., Australia ; Asdani, Z. ; Bravo, B.

This paper elaborates on the design and implementation of a finite impulse response (FIR) filter on reconfigurable computing technology (RCT). RCT uses field programmable gate array (FPGA) technology as a flexible platform for implementing and improving the design. The FPGA used for this design is the Xilinx XC4062 chip. The paper outlines the advantages of using RCT in improving the performance of the designed digital filter. It describes the methodology followed throughout the design, analysis, verification, simulation, and test of the digital circuit. The design methodology does scale to more complex functions and architectures

Published in:

Signal Processing and Its Applications, 1999. ISSPA '99. Proceedings of the Fifth International Symposium on  (Volume:1 )

Date of Conference:

1999