Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

A low-voltage CMOS OTA with rail-to-rail differential input range

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Li, M.-F. ; Dept. of Electr. Eng., Nat. Univ. of Singapore, Singapore ; Dasgupta, U. ; Zhang, X.W. ; Yong Ching Lim

This paper describes a novel circuit design technique for a low-voltage CMOS operational transconductance amplifier (OTA) where the output current versus the input voltage relationship is linear for differential input voltage range extended from rail to rail. The input transconducting CMOS transistors operate in the nonsaturation region. A pair of complementary n-type input OTAN and p-type OTAP circuits in conjunction with n-MOS and p-MOS output current mirrors are connected in parallel to implement the rail-to-rail voltage input and push-pull current output. The transconductances gmn and gmp of the OTAN and the OTAP are tuned by biasing voltages VDSN and VDSP, respectively. A masterbias generator (with VDSP as input) is used to generate VDSN as output so as to satisfy gmn=gmp. The circuit is capable of operating at supply voltage larger than two times the MOS transistor threshold voltage VT. When the supply voltage is 2 V and the MOS transistor threshold voltage is 0.7 V, using SPICE level-3 2 μm CMOS technology device parameters, the simulation result of the output current deviation from perfect linearity is less than 0.3% for rail-to-rail differential input voltage range

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:47 ,  Issue: 1 )