Referenced Items are not available for this document.
One way to improve reliability in parallel computers consists of adding supplementary processors and interconnections to the functional structure in order to replace faulty processors with respect to the network structure. This approach is named structural fault tolerance (SFT). Very integrated parallel computers are one way to implement a parallel structure. The material structure is then composed of many elementary blocks, such as ASICs or multi-chip modules (MCMs), each containing many processors. We show that former SFT methods fail in combining the different features, constraints and requirements of such structures. Thus, this paper introduces a new reconfiguration approach that is dedicated to very integrated parallel computers
Published in:
Dependable Computing, 1999. Proceedings. 1999 Pacific Rim International Symposium on
Date of Conference: 1999
- Page(s):
- 242 - 249
- Meeting Date :
- 16 Dec 1999-17 Dec 1999
- Print ISBN:
- 0-7695-0371-3
- INSPEC Accession Number:
- 6461678
- Digital Object Identifier :
- 10.1109/PRDC.1999.816235
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
