A design for test technique to increase the resolution of analogue supply current tests

By employing the new DFT technique proposed here, the fault coverage of the AC RMS supply current test for an opamp within a CMOS analogue multiplier circuit was increased to 100%. The DFTT scheme is based on reducing the width of high current transistors during the test.