By Topic

A track&hold-AGC suitable for downconversion by subsampling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vasseaux, T. ; Ecole Nat. Superieure des Telecommun., Paris, France ; Huyart, B. ; Loumecu, P.

To date, high-speed CMOS transistors can operate in the GHz frequency range and as result high sampling frequency can be obtained. Thus, a receiver architecture using the sub-sampling principle to downconvert the signal can be now considered as a promising alternative to other kinds of architectures. In effect, sub-sampling systems are potentially more compact and more efficient, because the A/D converter is closer the antenna. In this paper, we show how it is possible to use switched-capacitor techniques to make a track-and-hold mixer and an AGC in the same circuit. This circuit is destined for the front-end of a receiver. For the basic configuration of the circuit, measurements have shown that a signal around 900 MHz could be demodulated to low frequency. An IIP3 of 19 dBm has been proved and at the same time, unfortunately, a noise figure of 20 dBm has been obtained

Published in:

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on  (Volume:3 )

Date of Conference: