By Topic

An analog CMOS realisation of a reconfigurable discrete-time cellular neural network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Brea, V.M. ; Dept. of Electron. & Comput. Sci., Santiago de Compostela Univ., Spain ; Vilarino, D.L. ; Cabello, D.

In this work we propose a new analog CMOS realisation of a cell structure for a Discrete-Time Cellular Neural Network (DTCNN) with a view to implementing a multilayer network for image segmentation based on active contours. Each cell operates in a transresistance manner with a final latch controlled by a single clock phase. The operation with the templates, for the calculation of internal states is provided by voltage programmable current multipliers. The validity of the structure is illustrated by electric HSPICE simulations for an 8×8 DTCNN array, constituted by transistors belonging to the 0.7 μm technology process of ES2

Published in:

Electronics, Circuits and Systems, 1998 IEEE International Conference on  (Volume:3 )

Date of Conference:

1998